{"id":493,"date":"2022-11-04T19:29:58","date_gmt":"2022-11-04T19:29:58","guid":{"rendered":"https:\/\/asic-chile.cl\/usm\/?page_id=493"},"modified":"2025-12-16T14:53:00","modified_gmt":"2025-12-16T14:53:00","slug":"lecturers","status":"publish","type":"page","link":"https:\/\/asic-chile.cl\/usm\/lecturers\/","title":{"rendered":"Lecturers"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t\t
<\/div>\n\t\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Lecturers<\/h1>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

July 7th \u2013 <\/span>July 11th, 2025
<\/span>Av. Vicu\u00f1a Mackenna 3939,
Campus San Joaqu\u00edn, Edificio K, Piso 3,
Laboratorio K306 Universidad Santa Mar\u00eda.<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Alejandro Estay<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Electronic Engineer from Universidad Cat\u00f3lica de Valparaiso (2019). <\/span>Previous experience in electronic design for electronic warfare and RF. Working as Applications Engineer for Synopsys since 2022, for Formal Verification products. Digital Design Laboratory Instructor at Universidad Tecnica Federico Santa Maria since 2022 and contributing with teaching material since 2020.<\/span>\u00a0<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Esteban Viveros<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Esteban Viveros is an Electronic Engineer from Universidad de Concepci\u00f3n (Concepcion, Chile).
He started to work at Synopsys on December 2013 as Quality Engineer and now he is R&D Manager of a team in Chile Site.
The PV team is part of the Digital Design Group (DDG) and works on the “Product Validation” of the Synopsys tools used for RTL Synthesis, Test, Physical Implementation (Place and Route), Formal Verification and Sign-off.
His team is responsible of the quality of the tools focusing on the stability, performance, usability and QoR (Quality of Results).
The team interacts daily with colleagues and internal\/external customers in different parts of the world (mainly US, China and Taiwan).
Besides that, Esteban actively collaborates on the university training activities dictated by Synopsys Chile.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Benjam\u00edn Villegas<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Benjam\u00edn Villegas has a Master of Science (MSc.) in Electronic Engineering with a minor in Computers, from the Universidad T\u00e9cnica Federico Santa Mar\u00eda (UTFSM) in Valparaiso, Chile. He currently works as a product engineer (PE) at Synopsys since March 2024, supporting Power Analysis capabilities of Synthesis and Place & Route tools. While pursuing his master\u2019s degree, he worked as a research assistant with a focus on microelectronic design, RISC-V and System on Chip (SoC) technology. He has also performed research in topics related to data science, machine learning (ML) and Internet of Things (IoT).<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Lecturers July 7th \u2013 July 11th, 2025Av. Vicu\u00f1a Mackenna 3939,Campus San Joaqu\u00edn, Edificio K, Piso 3, Laboratorio K306 Universidad Santa Mar\u00eda. Alejandro Estay Electronic Engineer from Universidad Cat\u00f3lica de Valparaiso (2019). Previous experience in electronic design for electronic warfare and RF. Working as Applications Engineer for Synopsys since 2022, for Formal Verification products. Digital Design […]<\/p>\n","protected":false},"author":2,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"elementor_header_footer","meta":{"_acf_changed":false,"footnotes":""},"class_list":["post-493","page","type-page","status-publish","hentry"],"acf":[],"yoast_head":"\nLecturers - IC DESIGN BOOTCAMP USM<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/asic-chile.cl\/usm\/lecturers\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Lecturers - IC DESIGN BOOTCAMP USM\" \/>\n<meta property=\"og:description\" content=\"Lecturers July 7th \u2013 July 11th, 2025Av. Vicu\u00f1a Mackenna 3939,Campus San Joaqu\u00edn, Edificio K, Piso 3, Laboratorio K306 Universidad Santa Mar\u00eda. Alejandro Estay Electronic Engineer from Universidad Cat\u00f3lica de Valparaiso (2019). Previous experience in electronic design for electronic warfare and RF. Working as Applications Engineer for Synopsys since 2022, for Formal Verification products. Digital Design […]\" \/>\n<meta property=\"og:url\" content=\"https:\/\/asic-chile.cl\/usm\/lecturers\/\" \/>\n<meta property=\"og:site_name\" content=\"IC DESIGN BOOTCAMP USM\" \/>\n<meta property=\"article:modified_time\" content=\"2025-12-16T14:53:00+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"205\" \/>\n\t<meta property=\"og:image:height\" content=\"245\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/\",\"url\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/\",\"name\":\"Lecturers - IC DESIGN BOOTCAMP USM\",\"isPartOf\":{\"@id\":\"https:\/\/asic-chile.cl\/usm\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg\",\"datePublished\":\"2022-11-04T19:29:58+00:00\",\"dateModified\":\"2025-12-16T14:53:00+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/asic-chile.cl\/usm\/lecturers\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/#primaryimage\",\"url\":\"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg\",\"contentUrl\":\"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg\",\"width\":205,\"height\":245},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/asic-chile.cl\/usm\/lecturers\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/asic-chile.cl\/usm\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Lecturers\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/asic-chile.cl\/usm\/#website\",\"url\":\"https:\/\/asic-chile.cl\/usm\/\",\"name\":\"IC DESIGN BOOTCAMP USM\",\"description\":\" LATAM Digital IC Design Bootcamp - USM\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/asic-chile.cl\/usm\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Lecturers - IC DESIGN BOOTCAMP USM","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/asic-chile.cl\/usm\/lecturers\/","og_locale":"en_US","og_type":"article","og_title":"Lecturers - IC DESIGN BOOTCAMP USM","og_description":"Lecturers July 7th \u2013 July 11th, 2025Av. Vicu\u00f1a Mackenna 3939,Campus San Joaqu\u00edn, Edificio K, Piso 3, Laboratorio K306 Universidad Santa Mar\u00eda. Alejandro Estay Electronic Engineer from Universidad Cat\u00f3lica de Valparaiso (2019). Previous experience in electronic design for electronic warfare and RF. Working as Applications Engineer for Synopsys since 2022, for Formal Verification products. Digital Design […]","og_url":"https:\/\/asic-chile.cl\/usm\/lecturers\/","og_site_name":"IC DESIGN BOOTCAMP USM","article_modified_time":"2025-12-16T14:53:00+00:00","og_image":[{"width":205,"height":245,"url":"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg","type":"image\/jpeg"}],"twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/asic-chile.cl\/usm\/lecturers\/","url":"https:\/\/asic-chile.cl\/usm\/lecturers\/","name":"Lecturers - IC DESIGN BOOTCAMP USM","isPartOf":{"@id":"https:\/\/asic-chile.cl\/usm\/#website"},"primaryImageOfPage":{"@id":"https:\/\/asic-chile.cl\/usm\/lecturers\/#primaryimage"},"image":{"@id":"https:\/\/asic-chile.cl\/usm\/lecturers\/#primaryimage"},"thumbnailUrl":"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg","datePublished":"2022-11-04T19:29:58+00:00","dateModified":"2025-12-16T14:53:00+00:00","breadcrumb":{"@id":"https:\/\/asic-chile.cl\/usm\/lecturers\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/asic-chile.cl\/usm\/lecturers\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/asic-chile.cl\/usm\/lecturers\/#primaryimage","url":"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg","contentUrl":"https:\/\/asic-chile.cl\/usm\/wp-content\/uploads\/sites\/20\/2025\/05\/Alejandro_Estay.jpg","width":205,"height":245},{"@type":"BreadcrumbList","@id":"https:\/\/asic-chile.cl\/usm\/lecturers\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/asic-chile.cl\/usm\/"},{"@type":"ListItem","position":2,"name":"Lecturers"}]},{"@type":"WebSite","@id":"https:\/\/asic-chile.cl\/usm\/#website","url":"https:\/\/asic-chile.cl\/usm\/","name":"IC DESIGN BOOTCAMP USM","description":" LATAM Digital IC Design Bootcamp - USM","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/asic-chile.cl\/usm\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"}]}},"_links":{"self":[{"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/pages\/493","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/comments?post=493"}],"version-history":[{"count":6,"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/pages\/493\/revisions"}],"predecessor-version":[{"id":1504,"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/pages\/493\/revisions\/1504"}],"wp:attachment":[{"href":"https:\/\/asic-chile.cl\/usm\/wp-json\/wp\/v2\/media?parent=493"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}