{"id":493,"date":"2022-11-04T19:29:58","date_gmt":"2022-11-04T19:29:58","guid":{"rendered":"https:\/\/asic-chile.cl\/icbootcampbb\/?page_id=493"},"modified":"2026-06-21T18:38:23","modified_gmt":"2026-06-21T18:38:23","slug":"lecturers","status":"publish","type":"page","link":"https:\/\/asic-chile.cl\/udec26\/lecturers\/","title":{"rendered":"Lecturers"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t\t
<\/div>\n\t\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Lecturers<\/h1>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
August 10th \u2013 14th, 2026 | 9:00 AM \u2013 6:00 PM daily<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
Facultad de Ingenier\u00eda, \nUniversidad de Concepci\u00f3n, <\/strong>
\nEdmundo Larenas 219, Concepci\u00f3n.\n<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Ronald Valenzuela<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Ronald Valenzuela currently manages a team of Product Engineers (PE) at Synopsys. With his team, they provide support on Power Optimization and Power Analysis\u202f<\/span>capabilities of Synthesis and Place & Route tools. As PEs, they engage with customers to enable methodologies and, also contribute to planning and testing of the tools. Ronald has 10 years of experience in EDA Industry, he is Electronics Engineer of Universidad de Concepci\u00f3n and has a certification on Integrated Circuit design from Stanford University, CA.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Thomas Krohmer<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Thomas Krohmer has an electronic engineering diploma from Universidad de Concepcion (Chile), focusing on digital circuits and FPGA\/VLSI. He is a Staff Engineer supporting Clock Gating and Power Analysis technologies since he joined Synopsys in 2022. He has helped develop and test new features as well as keeping documentation up to date. Thomas has also prepared and presented several trainings to customers.\u00a0<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Miguel Dur\u00e1n<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Miguel Dur\u00e1n received his B.Sc. In Electrical Engineering from the Universidad de Concepcion, Chile, in 2021, where he is currently pursuing a PhD. In Electrical Engineering since 2025. He is also a Senior R&D at Synopsys, working on advanced solutions for large-scale design automation in physical synthesis and optimization flows. His research interests span Electronic Design Automation, physical synthesis, high-performance computing, and the integration of machine learning techniques into EDA workflows.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Luciano Radrig\u00e1n<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Luciano Radrigan Figueroa is an Electrical Engineer with a Ph.D. from Universidad de Concepci\u00f3n (Chile), working at the intersection of intelligent systems, embedded hardware, and industrial AI. His experience spans the full electronic stack\u2014from firmware on resource-constrained microcontrollers to deep learning deployed at the edge. He is a Staff Application Engineer at Synopsys, leading digital implementation teams through physical IC design, including synthesis, floorplanning, placement, routing, and timing closure on complex VLSI flows. His research emphasizes practical edge deployment of machine learning, including predictive maintenance informed by\u00a0finite element and discrete element modeling with Ansys and Rocky DEM, plus TinyML and transfer learning for condition monitoring under real energy, bandwidth, and compute limits across mining, manufacturing, and logistics. As faculty, he teaches Embedded Systems and IoT at Universidad de Chile and contributes to ICT workshops and sensor\/condition-monitoring courses at Universidad de Concepci\u00f3n, supervising graduate work on edge AI, cloud-integrated IoT, and industrial computer vision. His combined expertise in VLSI physical design and intelligent embedded systems bridges hardware engineering and AI with both depth and deployability.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Jos\u00e9 Mart\u00ednez<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Jos\u00e9 Mart\u00ednez is an Electrical Engineer with mention in Electronics and Telecommunications, graduated from Universidad de Costa Rica. He holds a master\u2019s degree in Management and Human Resources. Jos\u00e9 started working at Intel Costa Rica in 2014 where he held different roles such as Structural Designer, focusing on thermal analysis, Product Content Validation, centered in Array MBIST DFT, including the pre-silicon and post-silicon verification, repair methodology for redundant SRAMs, NPI (new product introduction), functional content writer for coverage increase, as well as OSNH (Operative System No-Harm) Engineer, in which he was directly involved in platform validation on different soft\/hard reset states, performance, OS and uCode scalability, as well as part of the chip security reactive team. Since 2022 he works at Synopsys Chile. Currently, Jos\u00e9 is part of the CCSG team working towards PPA (power, performance, area) push; improving customers QoR results in a scalable and reproducible methodology.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Lecturers August 10th \u2013 14th, 2026 | 9:00 AM \u2013 6:00 PM daily Facultad de Ingenier\u00eda, Universidad de Concepci\u00f3n, Edmundo Larenas 219, Concepci\u00f3n. Ronald Valenzuela Ronald Valenzuela currently manages a team of Product Engineers (PE) at Synopsys. With his team, they provide support on Power Optimization and Power Analysis\u202fcapabilities of Synthesis and Place & Route […]<\/p>\n","protected":false},"author":2,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"elementor_header_footer","meta":{"_acf_changed":false,"footnotes":""},"class_list":["post-493","page","type-page","status-publish","hentry"],"acf":[],"yoast_head":"\nLecturers - courses<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/asic-chile.cl\/udec26\/lecturers\/\" \/>\n<meta property=\"og:locale\" content=\"es_ES\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Lecturers - courses\" \/>\n<meta property=\"og:description\" content=\"Lecturers August 10th \u2013 14th, 2026 | 9:00 AM \u2013 6:00 PM daily Facultad de Ingenier\u00eda, Universidad de Concepci\u00f3n, Edmundo Larenas 219, Concepci\u00f3n. Ronald Valenzuela Ronald Valenzuela currently manages a team of Product Engineers (PE) at Synopsys. With his team, they provide support on Power Optimization and Power Analysis\u202fcapabilities of Synthesis and Place & Route […]\" \/>\n<meta property=\"og:url\" content=\"https:\/\/asic-chile.cl\/udec26\/lecturers\/\" \/>\n<meta property=\"og:site_name\" content=\"courses\" \/>\n<meta property=\"article:modified_time\" content=\"2026-06-21T18:38:23+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"205\" \/>\n\t<meta property=\"og:image:height\" content=\"245\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Tiempo de lectura\" \/>\n\t<meta name=\"twitter:data1\" content=\"4 minutos\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/\",\"url\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/\",\"name\":\"Lecturers - courses\",\"isPartOf\":{\"@id\":\"https:\/\/asic-chile.cl\/udec26\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg\",\"datePublished\":\"2022-11-04T19:29:58+00:00\",\"dateModified\":\"2026-06-21T18:38:23+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/#breadcrumb\"},\"inLanguage\":\"es\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/asic-chile.cl\/udec26\/lecturers\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"es\",\"@id\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/#primaryimage\",\"url\":\"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg\",\"contentUrl\":\"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg\",\"width\":205,\"height\":245},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/asic-chile.cl\/udec26\/lecturers\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Portada\",\"item\":\"https:\/\/asic-chile.cl\/udec26\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Lecturers\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/asic-chile.cl\/udec26\/#website\",\"url\":\"https:\/\/asic-chile.cl\/udec26\/\",\"name\":\"courses\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/asic-chile.cl\/udec26\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"es\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Lecturers - courses","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/asic-chile.cl\/udec26\/lecturers\/","og_locale":"es_ES","og_type":"article","og_title":"Lecturers - courses","og_description":"Lecturers August 10th \u2013 14th, 2026 | 9:00 AM \u2013 6:00 PM daily Facultad de Ingenier\u00eda, Universidad de Concepci\u00f3n, Edmundo Larenas 219, Concepci\u00f3n. Ronald Valenzuela Ronald Valenzuela currently manages a team of Product Engineers (PE) at Synopsys. With his team, they provide support on Power Optimization and Power Analysis\u202fcapabilities of Synthesis and Place & Route […]","og_url":"https:\/\/asic-chile.cl\/udec26\/lecturers\/","og_site_name":"courses","article_modified_time":"2026-06-21T18:38:23+00:00","og_image":[{"width":205,"height":245,"url":"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg","type":"image\/jpeg"}],"twitter_card":"summary_large_image","twitter_misc":{"Tiempo de lectura":"4 minutos"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/asic-chile.cl\/udec26\/lecturers\/","url":"https:\/\/asic-chile.cl\/udec26\/lecturers\/","name":"Lecturers - courses","isPartOf":{"@id":"https:\/\/asic-chile.cl\/udec26\/#website"},"primaryImageOfPage":{"@id":"https:\/\/asic-chile.cl\/udec26\/lecturers\/#primaryimage"},"image":{"@id":"https:\/\/asic-chile.cl\/udec26\/lecturers\/#primaryimage"},"thumbnailUrl":"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg","datePublished":"2022-11-04T19:29:58+00:00","dateModified":"2026-06-21T18:38:23+00:00","breadcrumb":{"@id":"https:\/\/asic-chile.cl\/udec26\/lecturers\/#breadcrumb"},"inLanguage":"es","potentialAction":[{"@type":"ReadAction","target":["https:\/\/asic-chile.cl\/udec26\/lecturers\/"]}]},{"@type":"ImageObject","inLanguage":"es","@id":"https:\/\/asic-chile.cl\/udec26\/lecturers\/#primaryimage","url":"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg","contentUrl":"https:\/\/asic-chile.cl\/udec26\/wp-content\/uploads\/sites\/27\/2022\/12\/Ronald-Valenzuela.jpg","width":205,"height":245},{"@type":"BreadcrumbList","@id":"https:\/\/asic-chile.cl\/udec26\/lecturers\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Portada","item":"https:\/\/asic-chile.cl\/udec26\/"},{"@type":"ListItem","position":2,"name":"Lecturers"}]},{"@type":"WebSite","@id":"https:\/\/asic-chile.cl\/udec26\/#website","url":"https:\/\/asic-chile.cl\/udec26\/","name":"courses","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/asic-chile.cl\/udec26\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"es"}]}},"_links":{"self":[{"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/pages\/493","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/comments?post=493"}],"version-history":[{"count":21,"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/pages\/493\/revisions"}],"predecessor-version":[{"id":2335,"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/pages\/493\/revisions\/2335"}],"wp:attachment":[{"href":"https:\/\/asic-chile.cl\/udec26\/wp-json\/wp\/v2\/media?parent=493"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}