{"id":493,"date":"2022-11-04T19:29:58","date_gmt":"2022-11-04T19:29:58","guid":{"rendered":"https:\/\/asic-chile.cl\/icbootcampbb\/?page_id=493"},"modified":"2025-12-17T21:15:17","modified_gmt":"2025-12-17T21:15:17","slug":"lecturers","status":"publish","type":"page","link":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/","title":{"rendered":"Lecturers"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t\t
<\/div>\n\t\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Lecturers<\/h1>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
January 12th \u2013 16th, 2026 | 9:00 AM \u2013 6:00 PM daily<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
Tecnol\u00f3gico de Monterrey, Nuevo Le\u00f3n<\/strong>
Av. Gral. Ram\u00f3n Corona No 2514, Colonia Nuevo M\u00e9xico, 45201 Zapopan, Jal.
\n<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Victor Grimblatt<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Victor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from Universidad Tecnica Federico Santa Maria (Chile). He is doing his PhD on IoT for Smart Agriculture at IMS lab, University of Bordeaux. He is currently R&D Group Director and General Manager of Synopsys Chile. He has expertise and knowledge in business and technology and understands very well the trends of the electronic industry; therefore, he is often consulted for new technological business development. He has published several papers in IoT, EDA and embedded systems development, and since 2007 he has been invited to several Latin American Conferences (Argentina, Brazil, Chile, Mexico, Peru and Uruguay) to talk about Circuit Design, EDA, IoT, and Embedded Systems. Since 2012 he is chair of the IEEE Chilean chapter of the CASS. He is also the President of the Chilean Electronic and Electrical Industry Association (AIE). He has been part of several conferences TCP (ISCAS, ICECS, LASCAS) and is chairing the EDA and Circuit design Sub-Committee for ICECS. He is also Program Co-Chair of FoodCAS. Since 2018 he is Chair of LASCAS Steering Committee.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Daniel Giraldo<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Daniel is an electronic engineer graduated from the Universidad Industrial de Santander in Colombia. He served as President of the IEEE Student Branch at his university and has 5 years of experience as a Verification\/Validation Engineer at Synopsys, providing support to Design Compiler and Fusion Compiler tools, with a focus on synthesis.<\/p>

He combines experience, technical leadership, and knowledge of Synopsys Synthesis tools, bringing comprehensive perspective to the integrated circuit design and verification process.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Jos\u00e9 Martin\u00e9z<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Jos\u00e9 Mart\u00ednez is an Electrical Engineer with mention in Electronics and Telecommunications, graduated from Universidad de Costa Rica. He holds a master\u2019s degree in Management and Human Resources. Jos\u00e9 started working at Intel Costa Rica in 2014 where he held different roles such as Structural Designer, focusing on thermal analysis, Product Content Validation, centered in Array MBIST DFT, including the pre-silicon and post-silicon verification, repair methodology for redundant SRAMs, NPI (new product introduction), functional content writer for coverage increase, as well as OSNH (Operative System NoHarm) Engineer, in which he was directly involved in platform validation on different soft\/hard reset states, performance, OS and uCode scalability, as well as part of the chip security reactive team. Since 2022 he works at Synopsys Chile. Currently, Jos\u00e9 is part of the CCSG team working towards PPA (power, performance, area) push; improving customers QoR results in a scalable and reproducible methodology.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Lecturers January 12th \u2013 16th, 2026 | 9:00 AM \u2013 6:00 PM daily Tecnol\u00f3gico de Monterrey, Nuevo Le\u00f3n Av. Gral. Ram\u00f3n Corona No 2514, Colonia Nuevo M\u00e9xico, 45201 Zapopan, Jal. Victor Grimblatt Victor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from […]<\/p>\n","protected":false},"author":2,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"elementor_header_footer","meta":{"_acf_changed":false,"footnotes":""},"class_list":["post-493","page","type-page","status-publish","hentry"],"acf":[],"yoast_head":"\nLecturers - Digital Integrated Circuits Design Bootcamp Guadalajara<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/\" \/>\n<meta property=\"og:locale\" content=\"es_ES\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Lecturers - Digital Integrated Circuits Design Bootcamp Guadalajara\" \/>\n<meta property=\"og:description\" content=\"Lecturers January 12th \u2013 16th, 2026 | 9:00 AM \u2013 6:00 PM daily Tecnol\u00f3gico de Monterrey, Nuevo Le\u00f3n Av. Gral. Ram\u00f3n Corona No 2514, Colonia Nuevo M\u00e9xico, 45201 Zapopan, Jal. Victor Grimblatt Victor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from […]\" \/>\n<meta property=\"og:url\" content=\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/\" \/>\n<meta property=\"og:site_name\" content=\"Digital Integrated Circuits Design Bootcamp Guadalajara\" \/>\n<meta property=\"article:modified_time\" content=\"2025-12-17T21:15:17+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png\" \/>\n\t<meta property=\"og:image:width\" content=\"205\" \/>\n\t<meta property=\"og:image:height\" content=\"245\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Tiempo de lectura\" \/>\n\t<meta name=\"twitter:data1\" content=\"3 minutos\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/\",\"url\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/\",\"name\":\"Lecturers - Digital Integrated Circuits Design Bootcamp Guadalajara\",\"isPartOf\":{\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png\",\"datePublished\":\"2022-11-04T19:29:58+00:00\",\"dateModified\":\"2025-12-17T21:15:17+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#breadcrumb\"},\"inLanguage\":\"es\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"es\",\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#primaryimage\",\"url\":\"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png\",\"contentUrl\":\"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png\",\"width\":205,\"height\":245},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Portada\",\"item\":\"https:\/\/asic-chile.cl\/tecmx\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Lecturers\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/asic-chile.cl\/tecmx\/#website\",\"url\":\"https:\/\/asic-chile.cl\/tecmx\/\",\"name\":\"Digital Integrated Circuits Design Bootcamp Guadalajara\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/asic-chile.cl\/tecmx\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"es\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Lecturers - Digital Integrated Circuits Design Bootcamp Guadalajara","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/","og_locale":"es_ES","og_type":"article","og_title":"Lecturers - Digital Integrated Circuits Design Bootcamp Guadalajara","og_description":"Lecturers January 12th \u2013 16th, 2026 | 9:00 AM \u2013 6:00 PM daily Tecnol\u00f3gico de Monterrey, Nuevo Le\u00f3n Av. Gral. Ram\u00f3n Corona No 2514, Colonia Nuevo M\u00e9xico, 45201 Zapopan, Jal. Victor Grimblatt Victor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from […]","og_url":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/","og_site_name":"Digital Integrated Circuits Design Bootcamp Guadalajara","article_modified_time":"2025-12-17T21:15:17+00:00","og_image":[{"width":205,"height":245,"url":"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png","type":"image\/png"}],"twitter_card":"summary_large_image","twitter_misc":{"Tiempo de lectura":"3 minutos"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/","url":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/","name":"Lecturers - Digital Integrated Circuits Design Bootcamp Guadalajara","isPartOf":{"@id":"https:\/\/asic-chile.cl\/tecmx\/#website"},"primaryImageOfPage":{"@id":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#primaryimage"},"image":{"@id":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#primaryimage"},"thumbnailUrl":"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png","datePublished":"2022-11-04T19:29:58+00:00","dateModified":"2025-12-17T21:15:17+00:00","breadcrumb":{"@id":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#breadcrumb"},"inLanguage":"es","potentialAction":[{"@type":"ReadAction","target":["https:\/\/asic-chile.cl\/tecmx\/lecturers\/"]}]},{"@type":"ImageObject","inLanguage":"es","@id":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#primaryimage","url":"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png","contentUrl":"https:\/\/asic-chile.cl\/tecmx\/wp-content\/uploads\/sites\/22\/2025\/12\/Victor-Grimblatt.png","width":205,"height":245},{"@type":"BreadcrumbList","@id":"https:\/\/asic-chile.cl\/tecmx\/lecturers\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Portada","item":"https:\/\/asic-chile.cl\/tecmx\/"},{"@type":"ListItem","position":2,"name":"Lecturers"}]},{"@type":"WebSite","@id":"https:\/\/asic-chile.cl\/tecmx\/#website","url":"https:\/\/asic-chile.cl\/tecmx\/","name":"Digital Integrated Circuits Design Bootcamp Guadalajara","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/asic-chile.cl\/tecmx\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"es"}]}},"_links":{"self":[{"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/pages\/493","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/comments?post=493"}],"version-history":[{"count":6,"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/pages\/493\/revisions"}],"predecessor-version":[{"id":2232,"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/pages\/493\/revisions\/2232"}],"wp:attachment":[{"href":"https:\/\/asic-chile.cl\/tecmx\/wp-json\/wp\/v2\/media?parent=493"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}