{"id":493,"date":"2022-11-04T19:29:58","date_gmt":"2022-11-04T19:29:58","guid":{"rendered":"https:\/\/asic-chile.cl\/ladib\/?page_id=493"},"modified":"2025-12-16T15:07:15","modified_gmt":"2025-12-16T15:07:15","slug":"lecturers","status":"publish","type":"page","link":"https:\/\/asic-chile.cl\/ladib\/lecturers\/","title":{"rendered":"Lecturers"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t\t
<\/div>\n\t\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t

Lecturers<\/h1>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

July 7th \u2013 <\/span>July 11th, 2025
<\/span>Every day from 9 am to 6:30 pm
<\/span>Universidad Galileo, Guatemala. <\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Victor Grimblatt<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

V\u00edctor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from Universidad Tecnica Federico Santa Maria (Chile). He is doing his PhD on IoT for Smart Agriculture at IMS lab, University of Bordeaux. He is currently R&D Group Director and General Manager of Synopsys Chile. He has expertise and knowledge in business and technology and understands very well the trends of the electronic industry; therefore, he is often consulted for new technological business development. He has published several papers in IoT, EDA and embedded systems development, and since 2007 he has been invited to several Latin American Conferences (Argentina, Brazil, Chile, Mexico, Peru and Uruguay) to talk about Circuit Design, EDA, IoT, and Embedded Systems. Since 2012 he is chair of the IEEE Chilean chapter of the CASS. He is also the President of the Chilean Electronic and Electrical Industry Association (AIE). He has been part of several conferences TCP (ISCAS, ICECS, LASCAS) and is chairing the EDA and Circuit design Sub-Committee for ICECS. He is also Program Co-Chair of FoodCAS. Since 2018 he is Chair of LASCAS Steering Committee.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Ariana Musello<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Ariana Musello is an Electronic Engineer with a minor in Computer Science Engineering from Universidad San Francisco de Quito (USFQ), Ecuador. After graduating Summa Cum Laude in 2021 as Valedictorian, she began her career at Synopsys, Chile, as a Test &amp; Validation Engineer in the Design Technology Group. She specializes in automation through creative scripting, infrastructure development to optimize processes, and testing of Synopsys\u2019 EDA tools, with a deep understanding of the integrated circuit design flow. She previously worked as a Research Assistant at USFQ\u2019s Instituto de Micro y Nanoelectr\u00f3nica, focusing on spintronic devices, neural networks and circuit design with novel topologies, publishing five papers and participating in the design of Ecuador\u2019s first VLSI microchip. She was also Chair of USFQ\u2019s 2021 IEEE Student Branch and USFQ\u2019s 2020 Women in Engineering Affinity Group. Ariana has a keen interest in artificial intelligence, computer architecture, and science communication, with a focus on exploring interdisciplinary approaches to the fields of electronics and programming. She is passionate about learning and teaching and, is committed to strengthening the presence of women in STEM.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t
\"\"<\/figure>

Jos\u00e9 Mart\u00ednez<\/h3><\/div><\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Jos\u00e9 Mart\u00ednez is an Electrical Engineer with mention in Electronics and Telecommunications, graduated from Universidad de Costa Rica. He holds a master\u2019s degree in Management and Human Resources. Jos\u00e9 started working at Intel Costa Rica in 2014 where he held different roles such as Structural Designer, focusing on thermal analysis, Product Content Validation, centered in Array MBIST DFT, including the pre-silicon and post-silicon verification, repair methodology for redundant SRAMs, NPI (new product introduction), functional content writer for coverage increase, as well as OSNH (Operative System NoHarm) Engineer, in which he was directly involved in platform validation on different soft\/hard reset states, performance, OS and uCode scalability, as well as part of the chip security reactive team. Since 2022 he works at Synopsys Chile. Currently, Jos\u00e9 is part of the CCSG team working towards PPA (power, performance, area) push; improving customers QoR results in a scalable and reproducible methodology.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\t\t\t
<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Lecturers July 7th \u2013 July 11th, 2025Every day from 9 am to 6:30 pmUniversidad Galileo, Guatemala. Victor Grimblatt V\u00edctor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from Universidad Tecnica Federico Santa Maria (Chile). He is doing his PhD on IoT for […]<\/p>\n","protected":false},"author":2,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"elementor_header_footer","meta":{"_acf_changed":false,"footnotes":""},"class_list":["post-493","page","type-page","status-publish","hentry"],"acf":[],"yoast_head":"\nLecturers - LATAM DIGITAL IC DESIGN BOOTCAMP LABID<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/asic-chile.cl\/ladib\/lecturers\/\" \/>\n<meta property=\"og:locale\" content=\"es_ES\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Lecturers - LATAM DIGITAL IC DESIGN BOOTCAMP LABID\" \/>\n<meta property=\"og:description\" content=\"Lecturers July 7th \u2013 July 11th, 2025Every day from 9 am to 6:30 pmUniversidad Galileo, Guatemala. Victor Grimblatt V\u00edctor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from Universidad Tecnica Federico Santa Maria (Chile). He is doing his PhD on IoT for […]\" \/>\n<meta property=\"og:url\" content=\"https:\/\/asic-chile.cl\/ladib\/lecturers\/\" \/>\n<meta property=\"og:site_name\" content=\"LATAM DIGITAL IC DESIGN BOOTCAMP LABID\" \/>\n<meta property=\"article:modified_time\" content=\"2025-12-16T15:07:15+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Tiempo de lectura\" \/>\n\t<meta name=\"twitter:data1\" content=\"4 minutos\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/\",\"url\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/\",\"name\":\"Lecturers - LATAM DIGITAL IC DESIGN BOOTCAMP LABID\",\"isPartOf\":{\"@id\":\"https:\/\/asic-chile.cl\/ladib\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg\",\"datePublished\":\"2022-11-04T19:29:58+00:00\",\"dateModified\":\"2025-12-16T15:07:15+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/#breadcrumb\"},\"inLanguage\":\"es\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/asic-chile.cl\/ladib\/lecturers\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"es\",\"@id\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/#primaryimage\",\"url\":\"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg\",\"contentUrl\":\"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg\",\"width\":205,\"height\":245},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/asic-chile.cl\/ladib\/lecturers\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Portada\",\"item\":\"https:\/\/asic-chile.cl\/ladib\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Lecturers\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/asic-chile.cl\/ladib\/#website\",\"url\":\"https:\/\/asic-chile.cl\/ladib\/\",\"name\":\"LATAM DIGITAL IC DESIGN BOOTCAMP LABID\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/asic-chile.cl\/ladib\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"es\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Lecturers - LATAM DIGITAL IC DESIGN BOOTCAMP LABID","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/asic-chile.cl\/ladib\/lecturers\/","og_locale":"es_ES","og_type":"article","og_title":"Lecturers - LATAM DIGITAL IC DESIGN BOOTCAMP LABID","og_description":"Lecturers July 7th \u2013 July 11th, 2025Every day from 9 am to 6:30 pmUniversidad Galileo, Guatemala. Victor Grimblatt V\u00edctor Grimblatt has an engineering diploma in microelectronics from Institut Nationale Polytechnique de Grenoble (INPG \u2013 France) and an electronic engineering diploma from Universidad Tecnica Federico Santa Maria (Chile). He is doing his PhD on IoT for […]","og_url":"https:\/\/asic-chile.cl\/ladib\/lecturers\/","og_site_name":"LATAM DIGITAL IC DESIGN BOOTCAMP LABID","article_modified_time":"2025-12-16T15:07:15+00:00","og_image":[{"url":"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg","type":"","width":"","height":""}],"twitter_card":"summary_large_image","twitter_misc":{"Tiempo de lectura":"4 minutos"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/asic-chile.cl\/ladib\/lecturers\/","url":"https:\/\/asic-chile.cl\/ladib\/lecturers\/","name":"Lecturers - LATAM DIGITAL IC DESIGN BOOTCAMP LABID","isPartOf":{"@id":"https:\/\/asic-chile.cl\/ladib\/#website"},"primaryImageOfPage":{"@id":"https:\/\/asic-chile.cl\/ladib\/lecturers\/#primaryimage"},"image":{"@id":"https:\/\/asic-chile.cl\/ladib\/lecturers\/#primaryimage"},"thumbnailUrl":"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg","datePublished":"2022-11-04T19:29:58+00:00","dateModified":"2025-12-16T15:07:15+00:00","breadcrumb":{"@id":"https:\/\/asic-chile.cl\/ladib\/lecturers\/#breadcrumb"},"inLanguage":"es","potentialAction":[{"@type":"ReadAction","target":["https:\/\/asic-chile.cl\/ladib\/lecturers\/"]}]},{"@type":"ImageObject","inLanguage":"es","@id":"https:\/\/asic-chile.cl\/ladib\/lecturers\/#primaryimage","url":"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg","contentUrl":"https:\/\/asic-chile.cl\/ladib\/wp-content\/uploads\/sites\/4\/2025\/12\/Victor_grimblatt-1.jpg","width":205,"height":245},{"@type":"BreadcrumbList","@id":"https:\/\/asic-chile.cl\/ladib\/lecturers\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Portada","item":"https:\/\/asic-chile.cl\/ladib\/"},{"@type":"ListItem","position":2,"name":"Lecturers"}]},{"@type":"WebSite","@id":"https:\/\/asic-chile.cl\/ladib\/#website","url":"https:\/\/asic-chile.cl\/ladib\/","name":"LATAM DIGITAL IC DESIGN BOOTCAMP LABID","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/asic-chile.cl\/ladib\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"es"}]}},"_links":{"self":[{"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/pages\/493","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/comments?post=493"}],"version-history":[{"count":3,"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/pages\/493\/revisions"}],"predecessor-version":[{"id":1396,"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/pages\/493\/revisions\/1396"}],"wp:attachment":[{"href":"https:\/\/asic-chile.cl\/ladib\/wp-json\/wp\/v2\/media?parent=493"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}