

PhD and Student Forum

VLSI-SoC 2025

October 12-15, 2025
Puerto Varas, Chile



VLSI-SoC 2025 is the 33rd in a series of international conferences sponsored by IFIP TC 10 WG 10.5, IEEE CASS, IEEE CEDA and ACM SIGDA, which explores the state-of-the-art in the areas that surround Very Large Scale Integration (VLSI) and System-on-Chip (SoC). Previous conferences have taken place in Edinburgh, Trondheim, Tokyo, Vancouver, Munich, Grenoble, Gramado, Lisbon, Montpellier, Darmstadt, Perth, Nice, Atlanta, Rhodes, Florianópolis, Madrid, Hong Kong, Santa Cruz, Istanbul, Playa del Carmen, Daejeon, Tallinn, Abu Dhabi, Verona, Cuzco, Salt Lake City, Singapore, Patras, Sharjah, and Tangerang. The 2025 edition will take place at Puerto Varas, a tourist and top destination in South Chile, to who likes the beautiful of nature. It is a scenic location close to mountains, lakes, forests and national parks.

Eligibility for Ph.D. Forum: The author must have completed at least one year of a Ph.D. program. Past Ph.D. scholars who have defended their thesis in or after June 2024 are also encouraged to submit.
Eligibility for the Student Forum: Undergraduate and Master Students.

Presentation: Posters will be introduced in the Ph.D. Forum Session (two- minute time slot, one slide) and next will be presented in a full one-hour Poster Session.

Publication: Accepted posters will be given two pages in the IEEE Xplore proceedings.

Grants for students: VLSI-SoC 2025 will provide a limited number of travel grants through the Technical Committee TC-10 (Computer Systems Technology) and WG-10.5 of the International Federation for Information Processing IFIP. Grants are intended to support students from emerging and underdeveloped countries (by UN classification), who cannot be fully supported by their institutions. Students can also apply for travel grants from IEEE CASS and IEEE CEDA.

How to Apply: Submit a two-page, two columns extended abstract of your research work in PDF format. Send submissions via EASYCHAIR platform of VLSI-SoC 2025.



Topics of interest include but are not limited to:

- Analog and Mixed-Signal IC Design
- 3-D Integration
- Physical Design
- Electronic Design Automation
- Variability, Reliability, Fault Tolerance and Test
- Digital Signal Processing and Image Processing SoC Design
- Prototyping, Validation, Verification, Modelling, and Simulation
- Embedded Systems and Processors, Hardware/Software Codesign
- Processor Architectures and Multicore SOCs
- Logic and High-Level Synthesis
- Low-Power and Thermal-aware Design
- Reconfigurable SoC Systems for Energy and Reliability
- Green Computing Systems
- Circuits and Systems for Micro-sensing Applications

- | | |
|--------------------------|--|
| General Chairs: | Victor Grimblatt, Synopsys, Chile
Pierre Emmanuel Gaillardon
Ricardo Reis, UFRGS, Brazil
Patrick Groeneveld, Stanford University, USA |
| Program Chairs: | Jorge Marin, AC3E, Chile
Carlos Muñoz, UFRO, Chile
Carlos Silva-Cardenas, PUCPeru |
| Special Sessions Chair: | Christian Rojas, USM, Chile |
| Local Arrangement Chair: | Salvador Mir, TIMA/CNRS/UGA, France |
| Publication Chair: | Graziano Pravadelli, Univ. Verona, Italy |
| Publicity Chairs: | Gonzalo Carvajal, USM, Chile |
| Finance Chair: | |
| PhD Forum Chair: | |
| Steering Committee: | |
| | Chi-Ying Tsui, HKUST, Hong Kong, China |
| | Fatih Ugurdag, Ozyegin University, Turkey |
| | Graziano Pravadelli, (Chair), University of Verona, Italy |
| | Ian O'Connor, ECL, France |
| | Ibrahim Elfadel, Khalifa University, UAE |
| | Luis Miguel Silveira, INESC ID, Portugal |
| | Manfred Glesner, TU Darmstadt, Germany |
| | Masahiro Fujita, University of Tokyo, Japan |
| | Matthew Guthaus, UC Santa Cruz, USA |
| | Ricardo Reis, UFRGS, Brazil |
| | Said Hamdioui, Delft University of Technology, Netherlands |
| | Salvador Mir, TIMA, France |

